256K x 16 Bit High-Speed CMOS Static RAM

FEATURES

- Fast Access Time 15, 17,20 • (Max.)
- Low Power Dissipation

Standby (TTL) : 50 • • (Max.)

(CMOS): 10 • (Max.)

Operating KM616V4002A - 15 : 200 • • (Max.)


KM616V4002A - 17: 195 • (Max.)

KM616V4002A - 20: 190 • (Max.)

- .. Single 3.3V •• 0.3V Power Supply
- .. TTL Compatible Inputs and Outputs
- .. Fully Static Operation
- No Clock or Refresh required
- .. Three State Outputs
- Center Power/Ground Pin Configuration
- .. Data Byte Control : LB : I/O1~ I/O8, UB : I/O9~ I/O16
- Standard Pin Configuration

KM616V4002AJ: 44-SOJ-400

FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM616V4002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 262,144 words by 16 bits. The KM616V4002A uses 16 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. Also it allows that lower and upper byte access by data byte control ($\overline{\text{UB}}$, $\overline{\text{LB}}$). The device is fabricated using SAMSUNG's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM616V4002A is packaged in a 400mil 44-pin plastic SOJ.

PIN CONFIGURATION (Top View)

A0 1 A1 2	0	\bigcup	44	A17 A16
A2 3			42	A15
A3 4				ŌĒ
A4 5			40	ŪB
CS 6			_	ĪΒ
1/01 7			38	1/016
1/02 8			37	1/015
I/O3 9				1/014
1/04 10		SOJ	35	1/013
V∞ 11		303		
Vss 12				Vss
			33	Vcc
I/O5 13			32	1/012
1/06 14	ľ		31	
1/07 15	l		30	1/010
I/OB 16			29	1/09
WE 17			28	N.C
A5 18	ł		27	A14
A6 19			26	A13
A7 20			25	A12
A8 21			24	A11
A9 22	ł		23	A10
			 Г	

PIN FUNCTION

Pin Name	Pin Function					
A0 - A17	Address Inputs					
WE	Write Enable					
CS	Chip Select					
ŌĒ	Output Enable					
LB	Lower-byte Control(I/O1~I/O8)					
UB	Upper-byte Control(I/O9~I/O16)					
I/O1 ~ I/O16	Data Inputs/Outputs					
Vcc	Power(+3.3V)					
Vss	Ground					
N.C	No Connection					



KM616V4002A CMOS SRAM

ABSOLUTE MAXIMUM RATINGS*

Parameter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	v
Power Dissipation	Po	1.0	W
Storage Temperature	Tstg	-65 to 150	••
Operating Temperature	TA	0 to 70	••

^{*} Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA = 0 to 70...)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input Low Voltage	ViH	2.2	-	Vcc + 0.3**	V
Input Low Voltage	VIL	-0.3*	-	0.8	V

^{*} VIL(Min) = -2.0V a.c(Pulse Width •• 10ns) for I •• 20••

DC AND OPERATING CHARACTERISTICS (TA = 0 to 70 **, Vcc= 3.3V ** 0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	Iu	Vin = Vss to Vcc		-2	2	••
Output Leakage Current	lLO	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc	-2	2	••	
Operating Current	Icc	Min. Cycle, 100% Duty	15ns	_	200	••
	1	CS=VIL, VIN = VIH or VIL, IOUT=0mA	17ns	-	195	
			20ns	-	190	
Standby Current	ISB	Min. Cycle, CS=Vін		•	50	••
	ISB1	f=0MHz, CS •• Vcc-0.2V, Vin •• Vcc-0.2V or Vin •• 0.2V		-	10	••
Output Low Voltage Level	Vol	IoL=8mA	•	0.4	V	
Output High Voltage Level	Voн	IOH=-4mA		2.4	-	V

CAPACITANCE*(TA =25.0, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	Ci/o	Vi/o=0V	-	8	pF
Input Capacitance	Cin	VIN=0V	-	7	pF


^{*} NOTE : Capacitance is sampled and not 100% tested.



^{**} VIH(Max) = Vcc + 2.0V a.c (Pulse Width •• 10ns) for I •• 20••

AC CHARACTERISTICS (TA = 0 to 70.0, VCC = 3.3V.0.3V, unless otherwise noted.) TEST CONDITIONS

Parameter	Value	
Input Pulse Levels	 0V to 3V	
Input Rise and Fall Times	3••	
Input and Output timing Reference Levels	 1.5V	
Output Loads	 See below	



* Including Scope and Jig Capacitance

READ CYCLE

Parameter	Symbol	KM616V	4002A-15	KM616V4002A-17		KM616V4002A-20		1
raidilleter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	15	-	17	-	20	-	••
Address Access Time	tAA	-	15	-	17	•	20	••
Chip Select to Output	tCO	-	15	-	17	-	20	••
Output Enable to Valid Output	tOE	-	7	-	8	-	9	••
UB, LB Access Time	tBA	•	7	-	8	-	9	••
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	••
Output Enable to Low-Z Output	tOLZ	0	-	0	-	0	-	••
UB, LB Enable to Low-Z Output	tBLZ	0	_	0	-	0		••
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	••
Output Disable to High-Z Output	tOHZ	0	7	0	8	0	9	••
UB, LB Disable to High-Z Output	tBHZ	0	7	0	8	0	9	••
Output Hold from Address Change	tOH	3	-	3	-	3		••


KM616V4002A CMOS SRAM

WRITE CYCLE

Parameter	Symbol	KM616V4002A-15		KM616V4002A-17		KM616V4002A-20		
	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	tWC	15	-	17	-	20	-	••
Chip Select to End of Write	tCW	12	-	13	-	14	-	••
Address Access Time	tAS	0	-	0	-	0	-	••
Address Valid to End of Write	tAW	12	-	13	-	14	-	••
Write Pulse Width(OE High)	tWP	12	-	13	-	14	-	••
Write Pulse Width(OE Low)	tWP1	15	-	17	-	20	-	••
UB, LB Valid to End of Write	tBW	12	•	13	-	14	-	••
Write Recovery Time	tWR	0	-	0	-	0	_	••
Write to Output High-Z	tWHZ	0	7	0	8	0	9	••
Data to Write Time Overlap	tDW	8	-	9	-	10	_	••
Data Hold from Write Time	tDH	0	-	0		0	-	••
End Write to Output Low-Z	tOW	3	-	3	-	3	-	••


TIMING DIAGRAMS

TIMING WAVE FORM OF READ CYCLE(1) (Address Controlled, $\overline{\texttt{CS}} = \overline{\texttt{OE}} = \overline{\texttt{UB}} = \overline{\texttt{LB}} = \texttt{VIL}$, $\overline{\texttt{WE}} = \texttt{VIH}$)






TIMING WAVE FORM OF READ CYCLE(2) (WE=VIH)



NOTES(READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VOH or VOL Levels.
- 4. At any given temperature and voltage condition, tHZ(max.) is less than tLZ (min.) both for a given device and from device to device.
- 5. Transition is measured •• 200•• from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with CS=VIL.
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.

TIMING WAVE FORM OF WRITE CYCLE(1) (OE=Clock)







- 5 -

Rev 1.0 March -1997


TIMING WAVE FORM OF WRITE CYCLE(2) (OE=Low Fixed)



TIMING WAVE FORM OF WRITE CYCLE(3) (CS=Controlled)



TIMING WAVE FORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} , \overline{WE} , \overline{LB} and \overline{UB} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. tWP is measured from the beginning of write to the end of write.
- 3. tCW is measured from the later of CS going low to end of write.
- 4. tAS is measured from the address valid to the beginning of write.
- 5. tWR is measured from the end of write to the address change. tWR applied in case a write ends as $\overline{\text{CS}}$, or $\overline{\text{WE}}$ going high.
- 6. If OE. CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	ŌĒ	LB	ŪB	Mode	1/0	Pin	S
					Mode	I/O1~I/O8	I/O9~I/O18	Supply Current
H	X	X*	X	Х	Not Select	High-Z		ISB, ISB1
L	Н	Н	X	Х	Output Disable	High-Z	High-Z	Icc
L	Х	Х	Н	Н				
L	н	L	L	Н	Read	Dout	High-Z	Icc
			Н	L		High-Z	Dout]
			L	L		Dout	D out	1
L	L	x	L	Н	Write	Din	High-Z	Icc
			Н	L		High-Z	Din	
			L	Ļ		Din	Din	

^{*} NOTE : X means Don't Care.



PACKAGE DIMENSIONS

